## WHAT IS CLAIMED IS:

A signal processing circuit outputting an output signal corresponding to a pulse width of an input pulse signal, the circuit comprising:

integrating means for integrating pulse widths of said input pulse signal for a predetermined period of time, each of the pulse widths having one of polarities; and

outputting means for outputting the output signal corresponding to said pulse widths integrated by said integrating means.

The signal processing circuit as claimed in claim 1, wherein said integrating means comprises a charging circuit storing a charged voltage according to either of polarities of said input pulse signal; and

a sample hold circuit sampling and holding the charged voltage stored according to one of said polarities, during a period of said input pulse signal having the other of said polarities and including no chattering.

The signal processing circuit as claimed in claim 2, wherein said charging circuit includes a first

THE PERSON OF TH

20

25

15

charge circuit charged with a constant current during a period of said input pulse signal having a positive polarity; and

a second charge circuit charged with a constant current during a period of said input pulse signal having a negative polarity,

said sample hold circuit includes a first comparing circuit comparing a charged voltage of said first charge circuit with a reference voltage;

a second comparing circuit comparing a charged voltage of said second charge circuit with a reference voltage;

a first sample hold circuit sampling and holding said charged voltage of said second charge circuit, based on a comparison result of said first comparing circuit; and

a second sample hold circuit sampling and holding said charged voltage of said first charge circuit, based on a comparison result of said second comparing circuit, and

said outputting means outputs a voltage sampled and held in said first sample hold circuit, according to said comparison result of said first comparing circuit, and outputs a voltage sampled and held in said second sample hold circuit, according to said comparison result of said second comparing circuit.

30

20

25

The signal processing circuit as claimed in claim 3, wherein said first sample hold circuit includes a first switch circuit switched according to said comparison

10 

result of said first comparing circuit; and

a first capacitor charged according to said charged voltage of said second charge circuit, when said first switch circuit is switched on, and

said second sample hold circuit includes a second switch circuit switched according to said comparison result of said second comparing circuit; and

a second capacitor charged according to said charged voltage of said first charge circuit, when said second switch circuit is switched on.

5. The signal processing circuit as claimed in claim 3, wherein said first charge circuit includes a first constant current source outputting the constant current;

a first charging switch circuit switched on when said input pulse signal has a positive polarity so as to output said constant current output from said first constant current source;

a third capacitor charged with said constant current output from said first charging switch circuit, when said first charging switch circuit is switched on; and

a first discharging switch circuit switched on according to said comparison result of said second comparing circuit so as to discharge said third capacitor, and

said second charge circuit includes a second constant current source outputting the constant current; a second charging switch circuit switched on

15

10

5

20

25

when said input pulse signal has a negative polarity so as to output said constant current output from said second constant current source;

a fourth capacitor charged with said constant current output from said second charging switch circuit, when said second charging switch circuit is switched on; and

a second discharging switch circuit switched on according to said comparison result of said first comparing circuit so as to discharge said fourth capacitor.

6. The signal processing circuit as claimed in claim 4, wherein said first charge circuit includes a first constant current source outputting the constant current;

a first charging switch circuit switched on when
said input pulse signal has a positive polarity so as to
output said constant current output from said first
constant current source:

a third capacitor charged with said constant current output from said first charging switch circuit, when said first charging switch circuit is switched on; and

a first discharging switch circuit switched on according to said comparison result of said second comparing circuit so as to discharge said third capacitor, and

said second charge circuit includes a second constant current source outputting the constant current; a second charging switch circuit switched on

15

25

30

10

5

10

15

20

25

when said input pulse signal has a negative polarity so as to output said constant current output from said second constant current source;

a fourth capacitor charged with said constant current output from said second charging switch circuit, when said second charging switch circuit is switched on; and

a second discharging switch circuit switched on according to said comparison result of said first comparing circuit so as to discharge said fourth capacitor.

7. The signal processing circuit as claimed in claim 2, wherein said charging circuit includes a constant current source generating a constant current;

a first charge element charged with said constant current;

a second charge element charged with said constant current; and

a switch switched according to said input pulse signal so as to supply said first charge element with said constant current generated by said constant current source when said input pulse signal has the one of said polarities, and to supply said second charge element with said constant current generated by said constant current source when said input pulse signal has the other of said polarities.

5

10

9. The signal processing circuit as claimed in claim 3, wherein said outputting means comprises an output circuit outputting the voltage sampled and held in one of said first sample hold circuit and said second sample hold circuit, as the output signal.

15

10. The signal processing circuit as claimed in claim 4, wherein said outputting means comprises an output circuit outputting the voltage sampled and held in one of said first sample hold circuit and said second sample hold circuit, as the output signal.

25

30

11. The signal processing circuit as claimed in claim 5, wherein said outputting means comprises an output circuit outputting the voltage sampled and held in one of said first sample hold circuit and said second sample hold circuit, as the output signal.

12. The signal processing circuit as claimed in claim 6, wherein said outputting means comprises an output circuit outputting the voltage sampled and held in one of said first sample hold circuit and said second sample hold circuit, as the output signal.

10

5

13. The signal processing circuit as claimed in claim 7, wherein said outputting means comprises an output circuit outputting a voltage sampled and held in said sample hold circuit as the output signal.

15

14. The signal processing circuit as claimed in claim 9, wherein said output circuit includes a switch
20 circuit selectively outputting either of said voltage sampled and held in said first sample hold circuit and said voltage sampled and held in said second sample hold circuit; and

a switch control circuit switching said switch

circuit so as to select said voltage sampled and held in

said first sample hold circuit according to said

comparison result of said first comparing circuit, and to

select said voltage sampled and held in said second sample

hold circuit according to said comparison result of said

second comparing circuit.

15. The signal processing circuit as claimed in claim 10, wherein said output circuit includes a switch circuit selectively outputting either of said voltage sampled and held in said first sample hold circuit and said voltage sampled and held in said second sample hold circuit; and

a switch control circuit switching said switch circuit so as to select said voltage sampled and held in said first sample hold circuit according to said comparison result of said first comparing circuit, and to select said voltage sampled and held in said second sample hold circuit according to said comparison result of said second comparing circuit.

15

20

25

30

10

16. The signal processing circuit as claimed in claim 11, wherein said output circuit includes a switch circuit selectively outputting either of said voltage sampled and held in said first sample hold circuit and said voltage sampled and held in said second sample hold circuit; and

a switch control circuit switching said switch circuit so as to select said voltage sampled and held in said first sample hold circuit according to said comparison result of said first comparing circuit, and to select said voltage sampled and held in said second sample hold circuit according to said comparison result of said second comparing circuit.

17. The signal processing circuit as claimed in claim 12, wherein said output circuit includes a switch circuit selectively outputting either of said voltage sampled and held in said first sample hold circuit and said voltage sampled and held in said second sample hold circuit; and

a switch control circuit switching said switch circuit so as to select said voltage sampled and held in said first sample hold circuit according to said comparison result of said first comparing circuit, and to select said voltage sampled and held in said second sample hold circuit according to said comparison result of said second comparing circuit.

15

20

25

10

18. A signal processing method for outputting an output signal corresponding to a pulse width of an input pulse signal, the method comprising:

the integrating step of integrating pulse widths of said input pulse signal for a predetermined period of time, each of the pulse widths having at least one of polarities; and

the outputting step of outputting the output signal corresponding to said pulse widths integrated in said integrating step.